



## M74DW66500B

### 2x 64Mbit (x8/ x16, Multiple Bank, Boot Block, Flash Memory and 32Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product

PRELIMINARY DATA


#### FEATURES SUMMARY

- MULTIPLE MEMORY PRODUCT
  - Two 64Mbit (8M x8 or 4M x16), Multiple Bank, Page, Boot Block, Flash Memories
  - 32Mbit (2M x 16) Pseudo Static RAM
- SUPPLY VOLTAGE
  - $V_{CCF} = V_{CCP} = 2.7$  to  $3.3V$
  - $V_{PPF} = 12V$  for Fast Program (optional)
- ACCESS TIME: 70, 90ns
- LOW POWER CONSUMPTION
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 0020h
  - Device Code: 227Eh + 2202h + 2201h

#### EACH FLASH MEMORY

- ASYNCHRONOUS PAGE READ MODE
  - Page Width: 4 Words
  - Page Access: 25, 30ns
  - Random Access: 70, 90ns
- PROGRAMMING TIME
  - $10\mu s$  per Byte/Word typical
  - 4 Words/ 8 Bytes at-a-time Program
- MEMORY BLOCKS
  - Quadruple Bank Memory Array:  
8Mbits + 24Mbits + 24Mbits + 8Mbits
  - Parameter Blocks (at both Top and Bottom)
- DUAL OPERATIONS
  - While Program or Erase in a group of banks (from 1 to 3), Read in any of the other banks
- PROGRAM/ERASE SUSPEND and RESUME MODES
  - Read from any Block during Program Suspend
  - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
  - Faster Production/Batch Programming

Figure 1. Package



- $V_{PP}/\overline{WP}$  PIN for FAST PROGRAM and WRITE PROTECT
  - TEMPORARY BLOCK UNPROTECTION MODE
  - COMMON FLASH INTERFACE
    - 64 bit Security Code
  - EXTENDED MEMORY BLOCK
    - Extra block used as security block or to store additional information
  - 100,000 PROGRAM/ERASE CYCLES per BLOCK
- #### PSRAM
- ACCESS TIME: 70ns
  - BYTE CONTROL:  $\overline{UB}/\overline{LB}$
  - PROGRAMMABLE PARTIAL ARRAY
  - 8 WORD PAGE ACCESS CAPABILITY: 18ns (max)
  - LOW STANDBY CURRENT:  $100\mu A$

**TABLE OF CONTENTS**

<b>SUMMARY DESCRIPTION</b> .....	<b>4</b>
Figure 2. Logic Diagram .....	4
Table 1. Signal Names .....	4
Figure 3. LFBGA Connections (Top view through package).....	5
<b>SIGNAL DESCRIPTION</b> .....	<b>6</b>
Address Inputs (A0-A21). .....	6
Data Inputs/Outputs (DQ0-DQ7). .....	6
Data Inputs/Outputs (DQ8-DQ14). .....	6
Data Input/Output or Address Input (DQ15A–1).....	6
Flash-1 Chip Enable (EF1) and Flash-2 Chip Enable (EF2). .....	6
Output Enable (G). .....	6
Write Enable (W). .....	6
V <sub>PP</sub> /Write Protect (V <sub>PP</sub> /WP). .....	6
Reset/Block Temporary Unprotect (RPF).....	6
Ready/Busy Output (RB). .....	7
Byte/Word Organization Select (BYTE). .....	7
PSRAM Chip Enable inputs (E1P, E2P).....	7
PSRAM Upper Byte Enable (UBP).....	7
PSRAM Lower Byte Enable (LBP). .....	7
V <sub>CCF</sub> Supply Voltage (2.7 to 3.3V). .....	7
V <sub>CCP</sub> Supply Voltage (2.7 to 3.3V). .....	7
V <sub>SS</sub> Ground.....	7
<b>FUNCTIONAL DESCRIPTION</b> .....	<b>8</b>
Table 2. Main Operation Modes .....	8
Figure 4. Functional Block Diagram .....	9
<b>FLASH MEMORY DEVICES</b> .....	<b>10</b>
<b>PSRAM DEVICE</b> .....	<b>10</b>
<b>MAXIMUM RATING</b> .....	<b>11</b>
Table 3. Absolute Maximum Ratings.....	11
<b>DC AND AC PARAMETERS</b> .....	<b>12</b>
Table 4. Operating and AC Measurement Conditions.....	12
Figure 5. AC Measurement I/O Waveform .....	12
Figure 6. AC Measurement Load Circuit .....	12
Table 5. Device Capacitance.....	12
Table 6. Flash DC Characteristics.....	13
Table 7. PSRAM DC Characteristics.....	14

**PACKAGE MECHANICAL** ..... **15**  
    Figure 7. Stacked LFBGA73 8x11.6mm, 10x12 array, 0.8mm pitch, Bottom View Package Outline 15  
    Table 8. Stacked LFBGA73 8x11.6mm, 10x12 array, 0.8mm pitch, Package Mechanical Data. . . 16

**PART NUMBERING** ..... **17**  
    Table 9. Ordering Information Scheme ..... 17

**REVISION HISTORY** ..... **18**  
    Table 10. Document Revision History ..... 18

## M74DW66500B


### SUMMARY DESCRIPTION

The M74DW66500B is a low voltage Multiple Memory Product which combines two memory devices; a 64 Mbit Multiple Bank, Boot Block Flash memory (M29DW640D) and a 32 Mbit Pseudo SRAM. This document should be read in conjunction with the M29DW640D and M69AW048B datasheets.

Recommended operating conditions do not allow more than one of the internal memory devices to be active at the same time.

The memory is offered in an LFBGA73 (8 x 11.6mm, 0.8 mm pitch) package and is supplied with all the bits erased (set to '1').


**Figure 2. Logic Diagram**



**Table 1. Signal Names**

A0-A20	Address Inputs common to the Flash Memory and PSRAM Components
DQ0-DQ7	Data Inputs/Outputs
DQ8-DQ14	Data Inputs/Outputs
DQ15A-1	Data Input/Output or Address Input
$\overline{G}$	Output Enable Input
$\overline{W}$	Write Enable Input
VCCF	Flash Memory Power Supply
VPP/ $\overline{WP}$	VPP/Write Protect
VSS	Ground
VCCP	PSRAM Power Supply
NC	Not Connected Internally
<b>Flash Memory Control Functions</b>	
A21	Address Input common to the two Flash Memory Devices
$\overline{EF1}$	Flash-1 Chip Enable Input
$\overline{EF2}$	Flash-2 Chip Enable Input
$\overline{RPF}$	Reset/Block Temporary Unprotect
$\overline{RB}$	Ready/Busy Output
$\overline{BYTE}$	Byte/Word Organization Select
<b>PSRAM Control Functions</b>	
$\overline{E1P}$ , $E2P$	Chip Enable Inputs
$\overline{UBP}$	Upper Byte Enable Input
$\overline{LBP}$	Lower Byte Enable Input

Figure 3. LFBGA Connections (Top view through package)



AI08515

## SIGNAL DESCRIPTION

See Figure 2 Logic Diagram and Table 1, Signal Names, for a brief overview of the signals connected to this device.

**Address Inputs (A0-A21).** Address lines A0-A20 are common inputs for the Flash Memory and PSRAM components. Address line A21 is an input that is common for the two Flash Memory components. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable ( $\overline{E}_F$ ) and Write Enable ( $\overline{W}$ ) signals, while the PSRAM is accessed through two Chip Enable signals ( $\overline{E}_{1s}$  and  $E_{2s}$ ) and the Write Enable signal ( $\overline{W}$ ).

**Data Inputs/Outputs (DQ0-DQ7).** The Data I/O outputs the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the Program/Erase Controller.

**Data Inputs/Outputs (DQ8-DQ14).** The Data I/O outputs the data stored at the selected address during a Bus Read operation when  $\overline{BYTE}$  is High,  $V_{IH}$ . When  $\overline{BYTE}$  is Low,  $V_{IL}$ , these pins are not used and are high impedance. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

**Data Input/Output or Address Input (DQ15A-1).** When  $\overline{BYTE}$  is High,  $V_{IH}$ , this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When  $\overline{BYTE}$  is Low,  $V_{IL}$ , this pin behaves as an address pin; DQ15A-1 Low will select the LSB of the addressed Word, DQ15A-1 High will select the MSB. Throughout the text consider references to the Data Input/Output to include this pin when  $\overline{BYTE}$  is High and references to the Address Inputs to include this pin when  $\overline{BYTE}$  is Low except when stated explicitly otherwise.

**Flash-1 Chip Enable ( $\overline{E}_{F1}$ ) and Flash-2 Chip Enable ( $\overline{E}_{F2}$ ).** The Chip Enable input activates the memory to which it is attached, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High,  $V_{IH}$ , all other pins are ignored.

**Output Enable ( $\overline{G}$ ).** The Output Enable,  $\overline{G}$ , controls the Bus Read operation of the Flash Memory and PSRAM components.

**Write Enable ( $\overline{W}$ ).** The Write Enable,  $\overline{W}$ , controls the Bus Write operation of the Flash Memory and PSRAM components.

**$V_{PP}$ /Write Protect ( $V_{PP}/\overline{WP}$ ).** The  $V_{PP}$ /Write Protect pin provides two functions. The  $V_{PP}$  function allows the Flash memory to use an external

high voltage power supply to reduce the time required for Program operations. This is achieved by bypassing the unlock cycles and/or using the multiple Word (2 or 4 at-a-time) or multiple Byte Program (2, 4 or 8 at-a-time) commands. The Write Protect function provides a hardware method of protecting the four outermost boot blocks (two at the top, and two at the bottom of the address space).

When  $V_{PP}$ /Write Protect is Low,  $V_{IL}$ , the memory protects the four outermost boot blocks; Program and Erase operations in these blocks are ignored while  $V_{PP}$ /Write Protect is Low, even when  $RPF$  is at  $V_{ID}$ .

When  $V_{PP}$ /Write Protect is High,  $V_{IH}$ , the memory reverts to the previous protection status of the four outermost boot blocks (two at the top, and two at the bottom of the address space). Program and Erase operations can now modify the data in these blocks unless the blocks are protected using Block Protection.

When  $V_{PP}$ /Write Protect is raised to  $V_{PP}$  the memory automatically enters the Unlock Bypass mode. When  $V_{PP}$ /Write Protect returns to  $V_{IH}$  or  $V_{IL}$  normal operation resumes. During Unlock Bypass Program operations the memory draws  $I_{PP}$  from the pin to supply the programming circuits. See the description of the Unlock Bypass command in the Command Interface section. The transitions from  $V_{IH}$  to  $V_{PP}$  and from  $V_{PP}$  to  $V_{IH}$  must be slower than  $t_{VHVPP}$ . See the M29DW640D datasheet for more details.

Never raise  $V_{PP}$ /Write Protect to  $V_{PP}$  from any mode except Read mode, otherwise the memory may be left in an indeterminate state.

The  $V_{PP}$ /Write Protect pin must not be left floating or unconnected or the device may become unreliable. A 0.1  $\mu$ F capacitor should be connected between the  $V_{PP}$ /Write Protect pin and the  $V_{SS}$  Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during Unlock Bypass Program,  $I_{PP}$ .

**Reset/Block Temporary Unprotect ( $\overline{RPF}$ ).** The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

Note that if  $V_{PP}/\overline{WP}$  is at  $V_{IL}$ , then the two outermost boot blocks will remain protected even if  $\overline{RPF}$  is at  $V_{ID}$ .

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low,  $V_{IL}$ , for at least  $t_{PLPX}$ . After Reset/Block Temporary Unprotect goes High,  $V_{IH}$ , the memory will be ready for Bus Read and Bus Write operations after  $t_{PHEL}$  or

$t_{RHEL}$ , whichever occurs last. See the M29DW640D datasheet for more details.

Holding  $\overline{RPF}$  at  $V_{ID}$  will temporarily unprotect the protected Blocks in the memory. Program and Erase operations on all blocks will be possible. The transition from  $V_{IH}$  to  $V_{ID}$  must be slower than  $t_{PHPHH}$ .

**Ready/Busy Output ( $\overline{RB}$ ).** The Ready/Busy pin is an open-drain output that can be used to identify when the Flash memory is performing a Program or Erase operation. During Program or Erase operations Ready/Busy is Low,  $V_{OL}$ . Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

**Byte/Word Organization Select ( $\overline{BYTE}$ ).** The Byte/Word Organization Select pin is used to switch between the x8 and x16 Bus modes of the Flash memory. When Byte/Word Organization Select is Low,  $V_{IL}$ , the Flash memory is in x8 mode, when it is High,  $V_{IH}$ , the Flash memory is in x16 mode.

**PSRAM Chip Enable inputs ( $\overline{E1P}$ ,  $E2P$ ).** The Chip Enable inputs activate the PSRAM control logic, input buffers and decoders.  $\overline{E1P}$  at  $V_{IH}$  with  $E2P$  at  $V_{IH}$  deselects the memory, reducing the power consumption to the standby level, whereas  $E2P$  at  $V_{IL}$  deselects the memory and reduces the power consumption to the Power-down level, re-

gardless of the level of  $\overline{E1P}$ .  $\overline{E1P}$  and  $E2P$  can also be used to control writing to the PSRAM memory array, while  $\overline{WP}$  remains at  $V_{IL}$ . It is not allowed to set  $\overline{EF1}$  or  $\overline{EF2}$  at  $V_{IL}$ ,  $\overline{E1P}$  at  $V_{IL}$  and  $E2P$  at  $V_{IH}$  at the same time.

**PSRAM Upper Byte Enable ( $\overline{UBP}$ ).** The Upper Byte Enable input enables the upper byte for PSRAM (DQ8-DQ15).  $\overline{UBP}$  is active low.

**PSRAM Lower Byte Enable ( $\overline{LBP}$ ).** The Lower Byte Enable input enables the lower byte for PSRAM (DQ0-DQ7).  $\overline{LBP}$  is active low.

**$V_{CCF}$  Supply Voltage (2.7 to 3.3V).**  $V_{CCF}$  provides the power supply for Flash memory operations (Read, Program and Erase).

The Command Interface is disabled when the  $V_{CCF}$  Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 $\mu$ F capacitor should be connected between the  $V_{CCF}$  Supply Voltage pin and the  $V_{SS}$  Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during Program and Erase operations,  $I_{CC3}$ .

**$V_{CCP}$  Supply Voltage (2.7 to 3.3V).**  $V_{CCP}$  provides the power supply for the PSRAM.

**$V_{SS}$  Ground.**  $V_{SS}$  is the ground reference for all voltage measurements in the Flash and PSRAM chips.

**FUNCTIONAL DESCRIPTION**

The Flash Memory and PSRAM components have a common power supply. The components are distinguished by four chip enable inputs:  $\overline{E}_{F1}$  for one Flash memory,  $\overline{E}_{F2}$  for the other, and  $\overline{E}_{1S}$  and  $E_{2S}$  for the PSRAM.

Recommended operating conditions do not allow more than one of the Flash Memory or PSRAM component to be in active mode at the same time.

The most common example is simultaneous read operations on the Flash Memory and PSRAM components which would result in a data bus contention. Therefore it is recommended to put two of the components in the high impedance state when reading from the third (see Table 2 Main Operation Modes for details).


**Table 2. Main Operation Modes**

Operation Mode <sup>(3)</sup>		$\overline{E}_{F1}$	$\overline{E}_{F2}$	$\overline{RPF}$	$\overline{G}$	$\overline{W}$	$\overline{E}_{1P}$	$E_{2P}$	$\overline{UB}_P, \overline{LB}_P^{(2)}$	DQ15-DQ0
Flash Memory 1	Read	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Flash Memory 2 and PSRAM must both be in Standby			Flash Memory 1 Data Output
	Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>				Flash Memory 1 Data Input
	Output Disable	X	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Any Flash Memory 2 or PSRAM mode is allowed			Flash Memory 1 Hi-Z
	Standby	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>CC</sub> ±0.3	X	X				
	Reset	X	V <sub>IH</sub>	V <sub>IL</sub>	X	X				
Flash Memory 2	Read	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Flash Memory 1 and PSRAM must both be in Standby			Flash Memory 2 Data Output
	Write	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>				Flash Memory 2 Data Input
	Output Disable	V <sub>IH</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Any Flash Memory 1 or PSRAM mode is allowed			Flash Memory 2 Hi-Z
	Standby	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>CC</sub> ±0.3	X	X				
	Reset	V <sub>IH</sub>	X	V <sub>IL</sub>	X	X				
PSRAM	Read	Both Flash Memories must be in Standby			V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	PSRAM Data Output
	Write				V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	PSRAM Data Input
	Output Disable	Any One Flash Memory mode is allowable			V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	PSRAM Hi-Z
	Standby				X	X	V <sub>IH</sub>	V <sub>IH</sub>	X	
	Deep Power Down				X	X	X	V <sub>IL</sub>	X	

- Note: 1. X = Don't Care (V<sub>IL</sub> or V<sub>IH</sub>).  
 2.  $\overline{UB}_P$  and  $\overline{LB}_P$  are tied together.  
 3. This table is valid when  $\overline{BYTE} = V_{IH}$ . This table is also valid when  $\overline{BYTE} = V_{IL}$ , with the only difference that DQ15-DQ8 are always high impedance when the Flash Memory components are being accessed.  
 4. For the Block Protect and Unprotect features, refer to the M29DW640D datasheet. Only the In-System Technique is available in the stacked product.  
 5. To read the Manufacturer Code, the Device Code, the Block Protection Status and the Extended Block indicator bit, refer to the "Auto Select Command" in the M29DW640D datasheet.



Figure 4. Functional Block Diagram



## **M74DW66500B**

---

### **FLASH MEMORY DEVICES**

The M74DW66500B contains two 64Mbit Flash memories. For detailed information on how to use these, see the M29DW640D datasheet, which is

available on the STMicroelectronics web site, [www.st.com](http://www.st.com).

### **PSRAM DEVICE**

The M74DW66500B contains a 32Mbit Pseudo SRAM. For detailed information on how to use it, see the M69AW048B datasheet, which is avail-

able from your local STMicroelectronics distributor.

**MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Value		Unit
		Min	Max	
T <sub>A</sub>	Ambient Operating Temperature <sup>(1)</sup>	-40	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50	125	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C
V <sub>IO</sub>	Input or Output Voltage	-0.5	V <sub>CCF</sub> +0.3	V
V <sub>CCF</sub>	Flash Supply Voltage	-0.6	4	V
V <sub>ID</sub>	Identification Voltage	-0.6	13.5	V
V <sub>PPF</sub>	Program Voltage	-0.6	13.5	V
V <sub>CCP</sub>	PSRAM Supply Voltage	-0.5	3.6	V

Note: 1. Depends on range.

**DC AND AC PARAMETERS**

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 4, Operating and AC Measurement Conditions. Designers should check that the operating conditions


in their circuit match the measurement conditions when relying on the quoted parameters.

The operating and AC measurement parameters given in this section (see Table 4 below) correspond to those of the stand-alone Flash Memory and PSRAM components. For compatibility purposes, the M29DW640D voltage range is restricted to  $V_{CCS}$  in the stacked product.


**Table 4. Operating and AC Measurement Conditions**

Parameter	Flash Memories		PSRAM		Units
	Min	Max	Min	Max	
$V_{CCF}$ Supply Voltage	2.7	3.6	–	–	V
$V_{CCS}$ Supply Voltage	–	–	2.7	3.3	V
Ambient Operating Temperature	–40	85	–30	85	°C
Load Capacitance ( $C_L$ )	30		30		pF
Input Rise and Fall Times		10		5	ns
Input Pulse Voltages	0 to $V_{CCF}$		0 to $V_{CCP}$		V
Input and Output Timing Ref. Voltages	$V_{CCF}/2$		$V_{CCP}/2$		V

**Figure 5. AC Measurement I/O Waveform**



**Figure 6. AC Measurement Load Circuit**



**Table 5. Device Capacitance**

Symbol	Parameter	Test Condition	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V, f=1\text{ MHz}$		12	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V, f=1\text{ MHz}$		15	pF

Note: Sampled only, not 100% tested.

Table 6. Flash DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		$\pm 1$	$\mu A$
$I_{LO}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		$\pm 1$	$\mu A$
$I_{CC1}^{(2)}$	Supply Current (Read)	$\bar{E}_F = V_{IL}, \bar{G} = V_{IH},$ $f = 6MHz$		10	mA
$I_{CC2}$	Supply Current (Standby)	$\bar{E}_F = V_{CC} \pm 0.2V,$ $\bar{RPF} = V_{CC} \pm 0.2V$		100	$\mu A$
$I_{CC3}^{(1,2)}$	Supply Current (Program/ Erase)	Program/Erase Controller active	$V_{PP}/\bar{WP} =$ $V_{IL} \text{ or } V_{IH}$	20	mA
			$V_{PP}/\bar{WP} = V_{PP}$	20	mA
$V_{IL}$	Input Low Voltage		-0.5	0.8	V
$V_{IH}$	Input High Voltage		$0.7V_{CC}$	$V_{CC} + 0.3$	V
$V_{PP}$	Voltage for $V_{PP}/\bar{WP}$ Program Acceleration	$V_{CC} = 3.0V \pm 10\%$	11.5	12.5	V
$I_{PP}$	Current for $V_{PP}/\bar{WP}$ Program Acceleration	$V_{CC} = 3.0V \pm 10\%$		15	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 1.8mA$		0.45	V
$V_{OH}$	Output High Voltage	$I_{OH} = -100\mu A$	$V_{CC} - 0.4$		V
$V_{ID}$	Identification Voltage		11.5	12.5	V
$V_{LKO}$	Program/Erase Lockout Supply Voltage		1.8	2.3	V

Note: 1. Sampled only, not 100% tested.

2. In Dual operations the Supply Current will be the sum of  $I_{CC1}$ (read) and  $I_{CC3}$  (program/erase).

Table 7. PSRAM DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>CC1</sub>	V <sub>CC</sub> Active Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , E1 = V <sub>IL</sub> and E2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA	t <sub>RC</sub> / t <sub>WC</sub> = minimum	30	mA
I <sub>CC2</sub>			t <sub>RC</sub> / t <sub>WC</sub> = 1 μs	3	mA
I <sub>CC3</sub>	V <sub>CC</sub> Page Read Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , E1 = V <sub>IL</sub> and E2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA, t <sub>PRC</sub> = min.		10	mA
I <sub>CCPD</sub>	V <sub>CC</sub> Power Down Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , E2 ≤ 0.2V	Sleep	10	μA
I <sub>CCP4</sub>			4M partial	40	μA
I <sub>CCP8</sub>			8M partial	50	μA
I <sub>CCP16</sub>			16M partial	65	μA
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , E1 = E2 = V <sub>IH</sub>		1.5	mA
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-1	1	μA
I <sub>SB</sub>	Standby Supply Current CMOS	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, E1 = E2 ≥ V <sub>CC</sub> - 0.2V		100	μA
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage		0.8V <sub>CC</sub>	V <sub>CC</sub> + 0.2	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage		-0.3	0.2V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = 2.7V, I <sub>OH</sub> = -0.5mA	1.4		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1mA		0.4	V

Note: 1. Maximum DC voltage on input and I/O pins is V<sub>CC</sub> + 0.2V.


During voltage transitions, input may positive overshoot to V<sub>CC</sub> + 1.0V for a period of up to 5ns.

2. Minimum DC voltage on input or I/O pins is -0.3V.

During voltage transitions, input may positive overshoot to V<sub>SS</sub> + 1.0V for a period of up to 5ns.

PACKAGE MECHANICAL

Figure 7. Stacked LFBGA73 8x11.6mm, 10x12 array, 0.8mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

**M74DW66500B****Table 8. Stacked LFBGA73 8x11.6mm, 10x12 array, 0.8mm pitch, Package Mechanical Data**

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.400			0.0551
A1		0.250			0.0098	
A2	0.910			0.0358		
b	0.400	0.350	0.450	0.0157	0.0138	0.0177
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	7.200			0.2835		
ddd			0.100			0.0039
E	11.600	11.500	11.700	0.4567	0.4528	0.4606
E1	8.800			0.3465		
e	0.800	–	–	0.0315	–	–
FD	0.400			0.0157		
FE	1.400			0.0551		
SD	0.400	–	–	0.0157	–	–
SE	0.400	–	–	0.0157	–	–



## PART NUMBERING

Table 9. Ordering Information Scheme

Example:	M	7	4	D	W	6	6	5	0	0	B	7	0	Z	T	
<b>Device Type</b> M74 = MMP (Flash + PSRAM)	M	7	4	D	W											
<b>Architecture</b> D = Dual Operation				D												
<b>Operating Voltage</b> W = $V_{CCF} = V_{CCP} = 2.7V$ to $3.3V$					W											
<b>Flash Memory 1 Device Size (Die1 Density)</b> 6 = 64 Mbit						6										
<b>Flash Memory 2 Device Size (Die2 Density)</b> 6 = 64 Mbit							6									
<b>PSRAM Device Size (Die3 Density)</b> 5 = 32 Mbit								5								
<b>Die4</b> 0 = none present									0							
<b>Flash Memory Specification Details</b> 0 = Multiple Bank										0						
<b>Stacked Specification Details</b> B=0.15 $\mu$ m Flash Memory and 0.18 $\mu$ m PSRAM											B					
<b>Speed</b> 70 = 70ns 90 = 90ns												7	0			
<b>Package and Temperature Range</b> Z = LFBGA73: 8 x 11.6mm, 0.8mm pitch														Z		
<b>Option</b> T = Tape & Reel packing															T	

Note: This product is also available with the Extended Block factory locked. For further details and ordering information contact your nearest ST sales office.

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**REVISION HISTORY**

**Table 10. Document Revision History**

Date	Version	Revision Details
19-May-2003	1.0	First Issue
24-Sep-2003	1.1	Voltage supply range extended 2.7V working at all speed options

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)